P. Gowthami and R. V. S. Satyanarayana, “FPGA Implementation of Reversible Adder/Subtractor”, AJEAT, vol. 7, no. 2, pp. 16–20, Jul. 2018.