Gowthami, P.; Satyanarayana, R. V. S. FPGA Implementation of Reversible Adder/Subtractor. AJEAT 2018, 7, 16-20.