FPGA Implementation of Reversible Adder/Subtractor
DOI:
https://doi.org/10.51983/ajeat-2018.7.2.1011Keywords:
Reversible Adder/Subtractor, Reversible gatesAbstract
This work presents the new design of the reversible adder/subtractor circuit. The proposed design of reversible adder/subtractor is compared to the existing counterpart in terms of design constraints such as the total number of reversible gates, no. of constant inputs and quantum cost. The delay and power of the proposed reversible adder/subtractor circuit were calculated, compared with existing reversible and conventional adder/subtractors.
References
R. Landauer, "Irreversibility and heat generation in the computing process," IBM Journal of Research and Development, vol. 5, pp. 183-191, 1961.
C. H. Bennett, "Logical reversibility of Computation," IBM Journal of Research and Development, vol. 17, pp. 525-532, 1973.
M. Nielsen and I. Chuang, Quantum Computation and Quantum Information, Cambridge Univ. Press, 2000.
C. H. Bennett, "Notes on the history of reversible computation," IBM Journal of Research and Development, vol. 32, pp. 16-23, 1988.
N. Al-Rabadi, "Reversible Logic Synthesis: From Fundamentals to Quantum Computing".
A. Saha and N. Manna, Digital Principles and Logic Design, Infinity Science Press LLC, 2007.
A. K. Maini, Digital Electronics. Principles. Devices and Applications, John Wiley & Sons, 2007.
M. Haghparast, L. Rezazadeh, and V. Seivani, "Design and Optimization of Nanometric Reversible 4 Bit Numerical Comparator," Middle-East Journal of Scientific Research, vol. 7, pp. 581-584, 2011.
B. Parhami, "Fault Tolerant Reversible Circuits," in Proc. 40th Asilomar Conf. Signals, Systems and Computers, Pacific Grove, CA, 2006.
M. Haghparast and K. A. Navi, "Novel reversible BCD adder for nanotechnology based systems," American Journal of Applied Sciences, vol. 5, pp. 282-288, 2008.
H. G. Rangaraju, U. Venugopal, K. N. Muralidhara, and K. B. Raja, "Design of efficient reversible parallel Binary adder/subtractor," in Springer-Verlag Berlin Heidelberg, CNC 2011, CCIS 142, 2011, pp. 83–87.
P. Gowthami and R. V. S. Satyanarayana, "An Improved Design of Reversible Adder/ Subtractor," International Journal of Engineering & Technology (IJET), vol. 7, no. 2.12, Special Issue 12, 2018.
Genesys Reference Manual, available at: [Online]. Available: https://www.xilinx.com/support/documentation/university/XUP%20Boards/XUPGenesys/documentation/Genesys_RM_VC.pdf
Downloads
Published
How to Cite
Issue
Section
License
Copyright (c) 2018 The Research Publication
This work is licensed under a Creative Commons Attribution-NonCommercial-NoDerivatives 4.0 International License.
